Message Text

MRN: 1976STATE 164237 SEGMENT NUMBER: 000001 EXPAND ERROR ENCOUNTERED; TELEGRAM TEXT FOR THIS SEGMENT IS UNAVAILABLE

Message Attributes

Automatic Decaptioning: X Capture Date: 01 JAN 1994 Channel Indicators: n/a

Current Classification: UNCLASSIFIED Concepts: PAROLE, REFUGEE RESETTLEMENT

Control Number: n/a Copy: SINGLE Draft Date: 01 JUL 1976 Decaption Date: 01 JAN 1960 Decaption Note: Disposition Action: n/a Disposition Approved on Date: Disposition Authority: n/a Disposition Case Number: n/a

Disposition Case Number: n/a
Disposition Comment:
Disposition Date: 01 JAN 1960
Disposition Event:
Disposition History: n/a
Disposition Reason:
Disposition Remarks:

Document Number: 1976STATE164237 Document Source: CORE Document Unique ID: 00

Drafter: n/a Enclosure: n/a Executive Order: N/A **Errors:** CORE2 Film Number: D760256-0031

From: STATE

Handling Restrictions: n/a

Image Path:

Legacy Key: link1976/newtext/t19760798/aaaadijt.tel

Line Count: 4

Locator: TEXT ON MICROFILM, ADS TEXT UNRETRIEVABLE

Office: ORIGIN ORM

Original Classification: UNCLASSIFIED Original Handling Restrictions: n/a Original Previous Classification: n/a Original Previous Handling Restrictions: n/a

Page Count: 1

Previous Channel Indicators: n/a
Previous Classification: n/a Previous Handling Restrictions: n/a Reference: 76 SANTIAGO 5801 Review Action: RELEASED, APPROVED

Review Authority: schwenja Review Comment: n/a Review Content Flags: ANOMALY Review Date: 21 OCT 2003

Review Event:

Review Exemptions: n/a
Review History: RELEASED <21 OCT 2003 by ThomasVJ>; APPROVED <03 AUG 2004 by schwenja>

Review Markings:

Margaret P. Grafeld Declassified/Released US Department of State EO Systematic Review 04 MÁY 2006

Review Media Identifier: Review Referrals: n/a Review Release Date: n/a Review Release Event: n/a **Review Transfer Date:** Review Withdrawn Fields: n/a

Secure: OPEN

Subject: PAROLE APPLICATION OF CHILEAN DETAINEE COSME ENRIQUE CARVAJAL PINONES, CASE S-369, AND DEPENDENTS

TAGS: SREF, CI, US, (CARVAJAL PINONES, COSME ENRIQUE)

To: SANTIAGO

Markings: Margaret P. Grafeld Declassified/Released US Department of State EO Systematic Review 04 MAY 2006

10

15

20

- 10. The memory module as recited in claim 9, wherein the first one of the pair of integrated circuits comprises a controller and the second one of the pair of integrated circuits comprises a three dimensional array of storage elements.
- 5 11. The memory module as recited in claim 9, wherein the plurality of conductors have opposed first and second ends.
 - 12. The memory module as recited in claim 11, wherein an outer edge of the memory module is adapted for slideable engagement into a receptor that is electrically connected to an electronic system.
 - 13. The memory module as recited in claim 12, wherein the first end of each of the plurality of conductors is adapted to couple with the stacked integrated circuits, and wherein the second end of each of the plurality of conductors is adapted for frictional engagement with, and electrical connection to, conductive elements arranged within the receptors, during times when the edge of the memory module is slid into the receptor.
 - 14. The memory module as recited in claim 9, wherein the first set of conductors is spaced laterally from the first portion, and wherein a second set of conductors is laterally coupled to the first portion.
 - 15. The memory module as recited in claim 14, wherein the first portion comprises power and ground planar elements, and wherein the second set of conductors extend from and couple with the power and ground elements.
 - 16. The memory module as recited in claim 15, wherein the power element extends as a ring coplanar with and laterally spaced from the ground element, and wherein at least a
 - first one of the second set of conductors is coupled between a power supply and the ring, and wherein at least a second one of the second set of conductors is coupled between a
 - 30 ground supply and the ground element.

5

10

15

20

- 17. The memory module as recited in claim 9, further comprising a molded resin extending completely around the integrated circuits to form an entire outer dimension of the memory module and whereby the entire outer dimension of the memory module is of equivalent size to a memory card.
- 18. The memory module as recited in claim 9, wherein the memory module is mechanically and electrically interchangeable with a memory card, and wherein the entire outer dimension of the memory module except for the second end of the plurality of conductors is surrounded by a covering that employs a mechanical tab which, when actuated, prevents writing data to the integrated circuits.
- 19. The memory module as recited in claim 9, wherein a surface of the first one of the stacked integrated circuits is bonded to a surface of the first portion of the lead frame, wherein the first portion extends flush with or beyond the outer dimension of the integrated circuits.
- 20. The memory module as recited in claim 9, wherein a set of bonding pads of the first one of the stacked integrated circuits is coupled to a set of bonding pads of the second one of the stacked integrated circuits.
- 21. A lead frame, comprising:
 - a first portion separated into first and second coplanar elements and configured to receive a stacked pair of integrated circuits; and
 - a second portion comprising a plurality of conductors, wherein a first conductor from among the plurality of conductors extends toward and connects with the first coplanar element and a second conductor from among the plurality of conductors extends toward and connects with the second coplanar element.

- 22. The lead frame as recited in claim 21, wherein all of the plurality of conductors, except the first one and the second one, are spaced from the first portion.
- The lead frame as recited in claim 21, wherein the first portion is a bifurcated
 conductive plate, wherein the first conductor transmits a power signal to the first coplanar element of the first portion, and wherein the second conductor transmits a ground signal to the second coplanar element of the first portion.
- 24. The lead frame as recited in claim 21, wherein a surface of a first one of the stacked integrated circuits is bonded to the first portion of the lead frame, wherein a second one of the stacked integrated circuits is bonded to an opposing surface of the first one of the stacked integrated circuits.
- 25. The lead frame as recited in claim 21, wherein the first coplanar element extends beyond the lateral extents of a first portion of the stacked integrated circuits and the second coplanar element extends beyond the lateral extends of a second portion of the stacked integrated circuits.
- The lead frame as recited in claim 21, wherein the second portion extends along a
 first plane co-planar to the first portion downward to a second plane on which a surface of the conductor is adapted to releasably secure against a receptor.
 - 27. A memory module, comprising:
- 25 a multi-level array of storage cells;
 - a controller electrically coupled to the storage cells;
 - a substrate comprising a plurality of conductors; and



means for connecting the controller and/or storage cells to the plurality of conductors which terminate along a linear axis near a single edge of the memory module.

The memory module as recited in claim 27, wherein the storage cells are spaced vertically above the substrate and comprises a first plurality of spaced-apart rail-stacks separated by one or more insulating layers from a second plurality of spaced-apart rail-stacks, wherein the second plurality of rail-stacks is arranged in a direction perpendicular to the first plurality of rail-stacks.

10

- 29. The memory module as recited in claim 27, wherein the means for connecting comprises wire bonding.
- 30. The memory module as recited in claim 27, wherein the means for connecting comprises tape automated bonding.
 - 31. The memory module as recited in claim 27, wherein the means for connecting comprises flip chip bonding.